IEEE HOME ! SEARCH IEEE ! SHOP ! WEB ACCOUNT ! CONTACT IEEE



Publications/Services Standards Conferences Careers/Jobs Welcome **United States Patent and Trademark Office Quick Links** Ø FAQ Terms IEEE Peer Review Welcome to IEEE Xplore* O- Home Your search matched 7 of 1131693 documents. — What Can A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** I Access? **Descending** order. O- Log-out Refine This Search: **Tables of Contents** You may refine your search by editing the current search expression or entering new one in the text box. — Journals & Magazines Search superscalar and bypass and register and file)- Conference ☐ Check to search within this result set **Proceedings** O- Standards **Results Key: JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard Search ()- By Author 1 Register write specialization register read specialization: a path to O- Basic complexity-effective wide-issue superscalar processors — Advanced Seznec, A.; Toullec, E.; Rochecouste, O.; CrossRef Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium on , 18-22 Nov. 2002 Member Services Pages: 383 - 394 O- Join IEEE [Abstract] [PDF Full-Text (294 KB)] **IEEE CNF** - Establish IEEE Web Account 2 Clustered multithreaded architectures - pursuing both IPC and cycle ()- Access the time **IEEE Member** Digital Library Collins, J.D.; Tullsen, D.M.; Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th IEEE Enterprise International, 26-30 April 2004 Pages:76 ()- Access the **IEEE Enterprise** File Cabinet [Abstract] [PDF Full-Text (1408 KB)] **IEEE CNF** 3 Reducing operand transport complexity of superscalar processors us Print Format distributed register files Bunchua, S.; Wills, D.S.; Wills, L.M.; Computer Design, 2003. Proceedings. 21st International Conference on , 13-1 Oct. 2003 Pages: 532 - 535 [Abstract] [PDF Full-Text (293 KB)] **IEEE CNF**

4 Multiple-banked register file architectures

Cruz, J.-L.; Gonzalez, A.; Valero, M.; Topham, N.P.; Computer Architecture, 2000. Proceedings of the 27th International Symposiu on , 10-14 June 2000 Pages: 316 - 325

[Abstract] [PDF Full-Text (800 KB)] IEEE CNI

5 Interconnect-limited VLSI architecture

Dally, W.J.;

Interconnect Technology, 1999. IEEE International Conference, 24-26 May 1999. Pages: 15 - 17

[Abstract] [PDF Full-Text (284 KB)] IEEE CNF

6 Scalar Operand Networks

Taylor, M.B.; Lee, W.; Amarasinghe, S.P.; Agarwal, A.;
Parallel and Distributed Systems, IEEE Transactions on , Volume: 16 , Issue: 2 , Feb. 2005
Pages:145 - 162

[Abstract] [PDF Full-Text (1864 KB)] IEEE JNL

7 Scalar operand networks: on-chip interconnect for ILP in partitioned architectures

Bedford Taylor, M.; Lee, W.; Amarasinghe, S.; Agarwal, A.; The Ninth International Symposium on High-Performance Computer Architectu 2003. HPCA-9 2003. Proceedings., 8-12 Feb. 2003 Pages: 341 - 353

[Abstract] [PDF Full-Text (10255 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved